Loop Architecture

PISA

dcghits

mDchDigi mDchFEM

dDchHit dDchRaw dDchFEM

mDchCalib

dDchTracks

mDchUnpack mDchDCM

?? dDchDCM

TAPE

Previous slide

Next slide

Back to first slide

View graphic version